المدربAn instruction pipeline splits the execution of an instruction into stages (fetch, decode, rename, schedule, execute, retire), each handled by its own hardware, so that many instructions are in flight at once, each in a different stage. A superscalar pipeline handles several instructions per stage per cycle. Instructions per cycle (IPC) is the number of instructions a core completes in a cycle of its clock, averaged over a piece of code.
