Apa itu Critical path, timing closure?

The critical path of a synchronous design is its slowest path from one register to the next: the delay of its logic and wiring plus the registers’ own overhead, which sets the shortest clock period the design supports. Timing closure is the work of making every register-to-register path fit within the target clock period.